Explores SystemVerilog/Verilog designs with najaeda: trace fan-in and fan-out, walk the module hierarchy and jump to source without pasting RTL into context.接入配置该项目没有提供统一的启动命令,请按源码仓库的说明安装。